P. 04

Auto-Reply Facsimile Transmission



TO:

KENYON KENYON

Fax Sender at 14089757501

Fax Information

Date Received: Total Pages:

3/21/2006 7:47:50 PM [Eastern Standard Time]

27 (including cover page)

ADVISORY: This is an automatically generated return receipt confirmation of the facsimile transmission received by the Office. Please check to make sure that the number of pages listed as received in Total Pages above matches what was intended to be sent. Applicants are advised to retain this receipt in the unlikely event that proof of this facsimile transmission is necessary. Applicants are also advised to use the certificate of facsimile transmission procedures set forth in 37 CFR 1.8(a) and (b), 37 CFR 1.6(f). Trademark Applicants, also see the Trademark Manual of Examining Procedure (TMEP) section 306 et seq.

Received

Cover Page ======>

KENYON

135 W San Couts Steen

14009757525 P.BI

Fax Transmission

man-21-2006 16:51

Somit Bhattecharys

KENYON KENYON

Date: March 21, 2006

Direct Dial:

408.975.7500

408.975.7501 Fax:

Client/Matter:

2207/11270

Total number of pages: 7526

(tacinging cover)

Please deliver to. Соправу Pox Phone Name U.S. Patent and 571-273-8300 MS APPEAL BRIEFS . Trademark Office

Message: APPLICANTS

Thomas D. FLETCHER

SERIAL NO.

09/956,903

FILED

: September 21, 2001

FOR

SYMMETRIC CASCADED DOMINO CARRY

GENERATE GATE GROUP ART UNIT

examiner

; Char C. DO

PAPER ENTITLED: Per Transmittel (in duplicate) Extension of Time (in duplicate)

Apocal Brief

(Constitution of Constitution Origins will believe by Ampolas Mail Original Original Original Delivery

The influencedan considered in this flexically transmission, including any standarders, to subject to the characteristical profession may produce printings on its confidencial influenced respect only for the transfer model recipient. It due to this National to the thind the communication on the instandant recipient or the confidence or man companiests for delivering this transmission on the interface, you can be only madely that are a professional delivering the communication of the instandance of the

PLE 121 POYON AT 1212000 (APA) PHEESEN SOMMATING STREET OFFICE OF 1218 ONE 12120 (CER. HIB 17) 181 CONTINUE PRACTICAL

HODE - MEMORY TRANSMISSION

START-MAR-21 16:50

END=MAR-21 16:58

FILE NO.=315

STN NO. COMM. ABBR NO.

STATION NAME/TEL NO.

PAGES DURATION

891 OK #

15712738388

027/027 00:07:23

-KENYON KENYON

- Axenek -

14099757501- ************



333 W, San Carlos Street Suite 600 San Jose, CA 95110-2731 406.975.7600 Fax 408.975.7501

Fax Transmission

From:

Sumit Bhattacharya

Date:

March 21, 2006

Direct Dial:

408.975.7500

Fax:

408.975.7501

Client/Matter:

2207/11270

Total number of pages:

*****[2(

(including cover)

Please deliver to:

Name	Company	Fax	Phone
MS APPEAL BRIEFS -	U.S. Patent and	571-273-8300	
PATENTS	Trademark Office		<u></u>

Message:

APPLICANTS

Thomas D. FLETCHER

SERIAL NO.

09/956,903

FILED

September 21, 2001

FOR

SYMMETRIC CASCADED DOMINO CARRY

GENERATE GATE

GROUP ART UNIT

2193

EXAMINER

Chat C. DO

PAPER ENTITLED: Fee Transmittal (in duplicate)

2 pages

Extension of Time (in duplicate)

2 pages

Appeal Brief

22 pages

🗹 Original will not follow 🔲 Original will follow by 📋 Regular Mail 📋 Overnight Delivery 📋 Hand Delivery

The information contained in this facsimile transmission, including any anachments, is subject to the attorney-client privilege, the attorney work product privilege or is confidential information intended only for the use of the named recipient. If the reader of this Notice is not the intended recipient or the employee or agent responsible for delivering this transmission to the intended recipient, you are hereby nouthed trust any use, dissemination, distribution or copying of this communication is strictly prohibited. If you have neceived this transmission in error, please notify us transcaled by telephone, so that we may arrange for its return or destruction at our cost. Thank you.



333 W. San Carlos Street Suite 600 San Jose, CA 95110-2731 408.975.7500 Fax 408.975.7501

Fax Transmission

From:

Sumit Bhattacharya

Date:

March 21, 2006

Direct Dial:

408.975.7500

Fax:

408.975.7501

Client/Matter:

2207/11270

Total number of pages:

% () (₀

(including cover)

Please deliver to:

Name	Company	Fax	Phone
MS APPEAL BRIEFS - PATENTS	U.S. Patent and Trademark Office	571-273-8300	

Message:

APPLICANTS

Thomas D. FLETCHER

SERIAL NO.

09/956,903

FILED

September 21, 2001

FOR

SYMMETRIC CASCADED DOMINO CARRY

GENERATE GATE

GROUP ART UNIT

2193

EXAMINER

Chat C. DO

PAPER ENTITLED: Fee Transmittal (in duplicate)

2 pages

Extension of Time (in duplicate)

2 pages

Appeal Brief

22 pages

×	Original will not follow	Original will follow by	Regular Mail	Overnight Delivery	Hand Delivery

The information contained in this facsimile transmission, including any attachments, is subject to the attorney-client privilege, the attorney work product privilege or is confidential information intended only for the use of the named recipient. If the reader of this Notice is not the intended recipient or the employee or agent responsible for delivering this transmission to the intended recipient, you are hereby nutified that any use, dissemination, distribution or copying of this communication is strictly prohibited. If you have received this transmission in error, please notify us immediately by telephone, so that we may arrange for its return or destruction at our cost. Thank you.

oved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Complete If Known				
Application Number	09/956,903			
	September 21, 2001 RECEIVED	7		
First Named Inventor	Thomas D. FLETCHERCENTHAL FAX CE	MIE		
Examiner Name	01 10 00			
Art Unit	2193	7		
Attorney Docket No.	Intel 2207/11270	7		
	First Named Inventor Examiner Name Art Unit	Filing Date First Named Inventor Examiner Name Art Unit Examiner Name Art Unit September 21, 2001 Thomas D. FLETCHERCENTRAL FAX CE OCT 2:5 200 1		

Applicant claims small entity status. See 37 CFR 1.27	Art Un	it		<u> 2193</u>			
TOTAL AMOUNT OF PAYMENT (\$) 950.00	Attorn	Attorney Docket No. Intel 2207/11270					
METHOD OF PAYMENT (check all that apply)		FEE CALCULATION (continued)					
☐ Check ☐ Credit card ☐ Money ☐ Other ☐ None	3. /	ADDITION	AL FE	E\$			
Order Deposit Account:	140	ne Emity	Small	Entity			
Deposit Account 11-0600	Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description Fee Paid		
Number:	1051		2051	65	Surcharge - late filing fee or oath		
Deposit Account Kenyon & Kenyon	1052	50	2052	25	Surcharge - late provisional filing fee or cover sheet.		
Name Rettyon & Rettyon	1053	130	1053	130	Non-English specification		
The Director is authorized to: (check all that apply)	1812	2,520	1812	2,520	For filing a request for ex parte reexamination		
☐ Charge fee(s) indicated below ☐ Credit any overpayments ☐ Charge any additional fee(s) or any underpayment of fee(s)	1804	920*	1804	920*	Requesting publication of SIR prior to Examiner action		
☑ Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account.	1805	1,840	1805	1,840*	Requesting publication of SIR after Examiner action		
FEE CALCULATION	1251		2251	60	Extension for reply within first month		
	1252		2252	225	Extension for reply within second month 450.00		
1. BASIC FILING FEE Large Entity Small Entity	1253		2253	510	Extension for reply within third month		
Fee Fee Fee Fee Description	1254		2254	795	Extension for reply within fourth month		
Code (\$) Code (\$) Fee Paid	1255	•	2255 2401	1,080 250	Extension for reply within fifth month Notice of Appeal		
1001 790 2001 395 Utility filing fee	1402		2407	250 250	Filing a brief in support of an appeal 500.00		
1002 350 2002 175 Design filing fee 1003 550 2003 275 Plant filing fee	1403		2403	500	Request for oral hearing		
1004 790 2004 395 Relative filing fee	1451		1451	1,510	Petition to Institute a public use proceeding		
1005 160 2005 80 Provisional filling fee	1452	.,	2452	250	Petition to revive – unavoidable		
SUBTOTAL (1) (S) 0	1453		2453	750	Petition to revive - unintentional		
	1501	•	2501	685	Utility issue fee (or reissue)		
2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE	1502	490	2502	245	Design issue fee		
Extra Claims Fee from below Fee Paid	1503	660	2503	330	Plant issue fee		
Total Claims = X 50.00 =	1460	130	1460	130	Petitions to the Commissioner		
Independent = X 200.00 =	1807	50	1807	50	Processing fee under 37 CFR 1.17 (q)		
Claims	1806	180	1806	180	Submission of Information Disclosure Stml		
Multiple Dependent X = =	8021	40	8021	40	Recording each patent asalgnment per property (times number of properties)		
Large Entity Small Entity For For For For For For For For For Formal For	1909	790	2809	395	Filing a submission after final rejection (37 CFR § 1.129(a))		
1202 50 2202 25 Claims in excess of 20	1810	790	2910	395	For each additional invention to be examined (37 CFR § 1.129(b))		
1201 200 2201 100 Independent claims in excess of 3 1203 380 2203 180 Multiple dependent claim, if not paid	180	1 790	2801	395	Request for Continued Examination (RCE)		
1204 200 2204 100 Reissue independent daims over original patent	1802		1802		Request for expedited examination		
1205 50 2205 25 Reissue darms in excess of 20 and over original patent	Oth	er fee (speci	(V)		of a design application		
SUBTOTAL (2) (\$)		*Reduced by Basic Filing Fee Paid					
**or number previously paid, if greater; For Reissues, see above	<u> </u>				SUBTOTAL (3) (5) 950.00		
SUBMITTED BY					Complete (if applicable)		
Name (Print/Type) Survit Bhattacharya Angistration No.	(Attorney/A	lgent) 5	1,46	9	Telephone (408) 975-7500		
Signaturo Int Whiten	<u> </u>				Date March 21, 2006		

included on this form. Provide
This collection of information is required by 37 CFR 1.17 and 1.27,
application. Confidentially is powerned by 35 U.S.C. 122 and 37 C
completed application form to the USPTO. Time will vary depending
reducing this burdan, should be sent to the Chief information Officer
SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND

If you need assistance in co

CERTIFICATE OF TRANSMISSION/MAILING

I hereby certify that this paper is being facsimile transmitted to the USPTO, F

571,273.8300 on March 21, 2006.

U.S. Patent and Travernark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of Information unless it displays a valid OMB control number.

	L					Complete if Known	RECEIVE		
FEE TRANSMITTAL			Application Number 09/956,903 CENTRAL FAX						
for FY 2005		September 21, 2001							
101 F1 2005		First Named Inventor Thomas D. FLETCHER				CT 2.5 2			
Effective 10/01/2004. Patent fees are subject to annual revision.		xaminer		``		C. DO			
Applicant claims small entity status. See 37 CFR 1.27	-	urt Unit			2193				
TOTAL AMOUNT OF PAYMENT (\$) 950.00	+	Attorney I	Docket N	ło.	Intel 2	2207/11270			
					EFF	CALCULATION (continued)			
METHOD OF PAYMENT (check all that apply) Check Credit card Money Other None	۱۱	3. AD	DITION	IAL F					
Order		Larmo	Entity	Small	Entity		į.		
Deposit Account: Deposit		Fee	Foo	Fos	Fee	· · · ·			
Account 11-0600	}	Code	{\$}	Code	(\$)		Paki		
Number		1051	130	2051	65 ac	Surcharge - tate fifing fee or oath Surcharge - tate provisional fifing fee or cover	 		
Deposit		1052	50	2052	25	sheet.	L I		
Account Kenyon & Kenyon		1053	130	1053	130	Non-English specification			
he Director is authorized to: (check all that apply)		1812	2,520	1812	2,520	For filing a request for ex parte reexamination			
Charge (ee(s) indicated below St Credit any overpayments Charge any additional (ee(s) or any underpayment of fee(s)		1804	920°	1804	920"	Requesting publication of SIR prior to Examiner action	_		
Charge fee(s) indicated below, except for the filling fee		1805	1,640*	1805	1,840*	Requesting publication of SIR after			
the above-identified deposit account.						Examiner action			
FEE CALCULATION	1	1251	120	2251	50	Extension for raply within first month	450.00		
	4	1252	450	2252		Extension for reply within second month Extension for reply within third month	1.		
, BASIC FILING FEE arge Entity Small Entity	1	1253 1254	1,020	2253 2254		Extension for reply within fourth month			
se Fee Fee Fee Description	ŀ	1255	2,160	2255		Extension for reply within fifth month			
ode (\$) Code (\$) Fee Paid		1401	500	2401	250	Notice of Appeal			
001 790 2001 395 Utility Ring fee	1	1402	500	2402	250	Filling a brief in support of an appeal	500.00		
003 550 2003 275 Plant filing fee	ı	1403	1,000	2403	500	Request for oral hearing			
004 790 2004 395 Reissue filing fee	- 1	1451	1,510	1451	-	Petition to institute a public use proceeding			
005 160 2005 80 Provisional filling fee		1452	500	2452		Polition to revive - unavoidable	—		
SUBTOTAL (1) (5) 0	- 1	1453	1,500	2453		Petition to revive – unintentional	\vdash		
EXTRA CLAIM FEES FOR UTILITY AND REISSUE	7	1501	1,400 490	2501		Utility issue fee (or r eissue) Design issue fee	├ ─┤		
Extra Claims Fee from	1	1503	660	2503		Plant issue fee			
af Claims	1	1460	130	1460		Petkions to the Commissioner			
ecentent		1807	50	1807	50	Processing fee under 37 CFR 1.17 (q)			
ims		1808	180	1806	180	Submission of Information Disclosure Stmt			
nipe X =		8021	40	8021	40	Recording each patent assignment per property (times number of properties)			
pendent \$mail Entity	1	1809	790	2809	395	Filing a submission after final rejection			
90 Fee Foo Fee Description				1		(37 CFR § 1.129(a))	 		
Code Code (5) Fee Description 202 50 2202 25 Claims in excess of 20		1810	790	2810	395	For each additional invention to be examined (37 CFR § 1.129(b))			
201 200 2201 100 Independent claims in excess of 3		1					\vdash		
203 360 2203 150 Multiple dependent claim, If not paid		1801	790	280		Request for Continued Examination (RCE)	 		
204 200 2204 100 "Rejssue independent claims over original patent		1802	900	180	2 900	Request for expedited examination of a design application			
205 50 2205 25 Reissue claims in excess of 20 and over original patent		1				च च न्यावासुर प्रमुद्धारकारचार			
0.00.00.00.00.00.00.00.00.00.00.00.00.0		Other	tea (spe	cify)	_				
SUBTOTAL (2) (\$)	1	"Red	uced by	Basic Fl	ling Fee f	Paid SUBTOTAL (3) (5) 9	50.00		
or number previously paid, if greater, For Reissues, see above		<u> </u>				20010197 (2)			
SUBMITTED BY						Complete (if applicable)			
Name (Print/Type) Sunit Bhattagharya Pagistration No		torney/Ag	ent)	51,4	69	Telephone (408) 975-750	10		
Signature Int Thitry	7	7				Date March 21, 20	06		
WARNING: Information on this	产					NO. (10010) 10 11 11 10 10			
included on this form. Provide	,					NSMISSION/MAILING	n		
s collection of information is required by 37 CFR 1.17 and 1.27. sication. Confidentiality is governed by 35 U.S.C. 122 and 37 C [hereby ce	rtify	that th	is pape	ır is be	ing face	simile transmitted to the USPTO, Fee	No.		
ucing this burden, should be sent to the Chief Information Officer 571.273.83						V.0 V.0	T T		
ND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND If you need assistance in co.						Ver too			
,						Phar Kodn	EUCL/ N		

Patent

RECEIVED

CENTRAL FAX CENTERiorney Docket No.: Intel 2207/11270 Serial No.: 09/956,903

OCT 2.5 2006

Assignee: Intel Corporation

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT

Thomas D. FLETCHER

SERIAL NO.

09/956,903

FILING DATE

September 21, 2001

GROUP ART UNIT:

. 2193

FOR

SYMMETRIC CASCADED DOMINO CARRY GENERATE

GATE

EXAMINER

Chat C. DO

M/S: APPEAL BRIEFS - PATENTS

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

CERTIFICATION OF FACSIMILE TRANSP	IISSION *
I hereby certify that this Appeal Brief is being hassim	
to the Patent and Trademark Office, Fas No. 520 27	3-83UU:01
	A WO Z
Plackodi	New York

APPEAL BRIEF

Dear Sir:

This brief is in furtherance of the Notice of Appeal, filed in this case on November 21, 2005.

1. REAL PARTY IN INTEREST

The real party in interest in this matter is Intel Corporation. (Assignment recorded September 21, 2001, Reel/Frame 012201/0172).

RECEIVED CENTRAL FAX CENTER

OCT 2 5 2006

Serial No. 09/956,903 Appeal Briof Filed March 21, 2006 Advisory Action dated December 15, 2005

2. RELATED APPEALS AND INTERFERENCES

There are no related appeals.

3. STATUS OF THE CLAIMS

Claims 1-14, 16-21 and 23-31 are pending in the application. Claims 20-31 are allowed. Claims 1-14 are rejected are rejected under 35 U.S.C. §102(e) as being anticipated by Winters (U.S. 6,292,818). Claims 16-19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

4. STATUS OF AMENDMENTS

The claims listed on page 1 of the Appendix attached to this Appeal Brief reflect the present status of the claims.

5. SUMMARY OF THE CLAIMED SUBJECT MATTER

The embodiment of claim 1 generally describes an apparatus comprising a symmetric differential domino carry generate circuit (see e.g., page 5 line 5 – Figure 1, 100) having true inputs and compliment inputs which both have a load (see e.g., page 8 line 20-22 – Figure 2, 203 and 204), wherein the load for the true inputs is equal to the load for the compliment inputs(see e.g., page 5 lines 1-2).

The embodiment of claim 4 generally describes an apparatus comprising a differential domino carry generate circuit (see e.g., page 5 line 5 – Figure 1, 100) having a first evaluation block of switches (see e.g., page 6 line 4 – Figure 1, 150) and a second evaluation block of

83702.1

switches (see e.g., page 6 line 5 – Figure 1, 160), wherein the first evaluation block and second evaluation block each have the same number of switches connected in parallel and each have the same number of switches connected in scries (see e.g., page 4 line 3-5), and wherein the circuit also has a true carry generate output (see e.g., page 5 lines 22-23 – Figure 1, 115) and a compliment carry generate output (see e.g., page 5 lines 23-24 – Figure 1, 125) which both have an output drive strength, and wherein the output drive strength for said true output is the same as the output drive strength for said compliment output (see e.g., page 5 lines 1-2).

The embodiment of claim 10 generally describes an apparatus comprising: a first output to provide a precharge value during a precharge phase (see e.g., page 8 lines 18-20 - Figure 2, 202) and a true carry generate value during an evaluation phase (see c.g., page 8 lines 22-25, Figure 2, 205); a second output to provide the precharge value during the precharge phase (see e.g., page 12 lines 18-20) and the compliment of the true carry generate true during the evaluation phase (see e.g., page 10 lines 1-4); a current input (see e.g., page 10 lines 5-6); a first evaluation block connected to the current input and the second output and having a plurality of transistors (see e.g., page 6 lines 4-7 - Figure 1, 150), wherein a number of said transistors are connected in a parallel relationship and a number of said transistors are connected in a serial relationship (see e.g., page 4 line 3-5), wherein the first evaluation block comprises a first transistor with a drain connected to the second output (see e.g., page 6 line 25 - Figure 1, 151), a second transistor with a drain connected to the source of the first transistor and a source connected to the current input (see e.g., page 6 line 25 - Figure 1, 152), a third transistor with a drain connected to the second output (see e.g., page 6 line 25 - Figure 1, 153), a fourth transistor with a drain connected to the source of the third transistor and a source connected to the current input (see e.g., page 6 line 25 - Figure 1, 154), and a fifth transistor with a drain connected to the

OCT-25-2006 15:27

second output and a source connected to the drain of the fourth transistor (see e.g., page 6 line 25 – Figure 1, 155); and a second evaluation block connected to the current input and the first output and having a plurality of transistors (see e.g., page 6 line 5 – Figure 1, 160), wherein the second evaluation block has the same number of transistors connected in a parallel relationship as the first evaluation block and the same number of transistors connected in a serial relationship as the first evaluation block (see e.g., page 4 line 3-5).

The embodiment of claim 20 generally describes an apparatus comprising: a true sum to provide a precharge signal during the precharge phase (see e.g., page 8 lines 18-20) and the result of a sum function during the evaluation phase (see e.g., page 8 lines 22-25); a compliment sum output to provide the precharge signal during the precharge (see e.g., page 12 lines 18-20) and the compliment of the true sum output during the evaluation phase; a current input (see e.g., page 10 lines 1-4); a first evaluation block connected to the current input, the true sum output, and the compliment sum output, wherein the first evaluation block has a plurality of transistors (see e.g., page 6 lines 4-7 - Figure 1, 150), and wherein a number of said transistors are connected in parallel and a number of said transistors are connected in serial (see e.g., page 4 line 3-5), wherein the first transistor has a drain connected to the compliment sum output (see e.g., page 6 line 25 - Figure 1, 151), the second transistor has a drain connected to the source of the first transistor and a source connected to the drain of the fifth transistor (see e.g., page 6 line 25 -Figure 1, 152), the third transistor has a drain connected to the true sum output (see e.g., page 6 line 25 - Figure 1, 153), the fourth transistor has a drain connected to the source of the third transistor and a source connected to the drain of the fifth transistor (see e.g., page 6 line 25 -Figure 1, 154), and the fifth transistor has a source connected to the current input; and a second evaluation block connected to the current input and the true sum output and having a plurality of

83702.1

transistors (see e.g., page 6 line 25 – Figure 1, 155), wherein the second evaluation block (see e.g., page 6 line 5 – Figure 1, 160) has the same number of transistors connected in parallel as the first evaluation block and the same number of transistors connected in serial as the first evaluation block(see e.g., page 4 line 3-5).

The embodiment of claim 25 generally describes a method comprising: receiving at a first evaluation block three true input values; receiving at a second evaluation block three compliment input values, wherein the compliment input values are the compliment of the true input values (see e.g., page 8 line 20-22 – Figure 2, 203 and 204); processing the compliment input values at the second evaluation block to provide a carry generate value at a first output (see e.g., page 6 line 5 – Figure 1, 160) by selecting one of a plurality of stacks of transistors in the second evaluation block, wherein each of said stacks of transistors connects a current input to the first output (see e.g., page 10 line 13-15); and processing the true input values at the first evaluation block to provide the compliment of the carry generate value at a second output by selecting one of a plurality of stacks of transistors in the first evaluation block(see e.g., page 8 line 2- page 9, - Figure 2, 206 & 208), wherein each of said stacks of transistors connects said current input to the second output, and wherein the first evaluation block and second evaluation block have the same number of stacks of transistors (see e.g., page 4 line 3-5).

FIG. 1 is a block diagram of a symmetric differential domino carry generate circuit according to an embodiment of the present invention. FIG. 1 shows differential domino carry generate circuit 100 that may provide a carry generate bit (115) as an output based on two input data bits (a 111 and b 112) and a carry input bit (113). Carry generate circuit 100 has a clock input 101, an input for an data bit value "a" 111, an input for an data bit value "b" 112, and a carry input bit 113. These inputs are the "true" inputs to the circuit. As would be appreciated by

83702.1 . -5

a person of skill in the art, an input "value" that is received by carry generate circuit 100, or output by carry generate circuit 100, is a voltage range that represents a logical value. The inputs at a 111 and b 112 each may represent, for example, a single bit of two binary numbers being added by an adder of which carry generate circuit 100 may be a part. In this embodiment, and as would be appreciated by a person of skill in the art, the carry input 113 may be the carry from the previous logic stage.

In the embodiment shown in FIG. 1, differential domino carry generate circuit 100 has a transistor 171, two precharge transistors (first precharge transistor 141 and second precharge transistor 142), a keeper 180, a first evaluation block 150, and a second evaluation block 160. In this embodiment, transistor 171 has a source terminal ("source") connected to ground, a drain terminal ("drain") connected to first evaluation block 150 and second evaluation block 160, and a gate connected to clock input 101. As used herein, two circuit elements are connected if they are directly connected or indirectly connected to create an electrical path (i.e., as through an inter-connection line). Transistor 171 may be referred to as a "footer" transistor because it is at the bottom of the evaluation blocks. In this embodiment, footer transistor 171 is an NMOS transistor. In other embodiments, the circuit may not have a clocked transistor at the bottom of the evaluation stacks. In an embodiment, clock 101 is also connected to the gates of first precharge transistor 141 and second precharge transistor 142. In an embodiment, first precharge transistor 141 and second precharge transistor 142 are PMOS transistors, and the sources of first precharge transistor 141 and second precharge transistor 142 are each connected to Vcc. The drain of first precharge transistor 141 may be connected to compliment carry generate 125, and the drain of second precharge transistor 142 may be connected to carry generate 115. In this embodiment first precharge transistor 141 and second precharge transistor 142 determine outputs

83702.1 -6

of carry generate circuit 100 during the precharge phase, and footer transistor 171 enables the determination of the outputs of carry generate circuit 100 by the evaluation blocks during the evaluation phase.

FIG. 2 is a flow diagram of a method of processing data in a symmetric carry generate circuit according to an embodiment of the present invention. The method shown in FIG. 2 will be discussed with reference to the carry generate circuit 100 shown in FIG. 1, but of course this method could also be used with other embodiments. A precharge phase of a clock may be first received by carry generate circuit 100 at clock input 101 (201). During the precharge phase, a precharge output value (e.g., a logical high) may be continuously provided at first and second outputs of the carry generate circuit such as at carry generate output 115 and compliment carry generate output 125 (202). As shown in FIG. 2, true and compliment input values may also be received during the precharge phase at inputs 111-113 and 121-123 (203 and 204). When the clock cycles to the evaluation phase (205), the precharge transistors may stop providing the precharge value at the outputs, and the footer transistor 171 may provide a current to transistors in first evaluation block 150 and second evaluation block 160. As shown in FIG. 2, the first evaluation block processes the true input values (206) and provides a compliment carry generate value at a first output based on these true input values (208). That is, the first evaluation block may provide an output at compliment carry generate 125 based on the true input values. At approximately the same time, the second evaluation block processes the compliment input values (207) and provides a carry generate value at a second output based on these compliment input values (209). That is, the second evaluation block may provide an output at carry generate 115 based on the compliment input values. Carry generate circuit 100 may maintain the carry

83702.3 -7-

generate and compliment carry generate values at the respective outputs (210) until the clock cycles back to the precharge phase, which causes the process to be repeated (201).

- FIG. 3 is a block diagram of a symmetric differential domino intermediate group carry generate circuit 300 according to an embodiment of the present invention.
- FIG. 4 is a block diagram of a symmetric differential domino final group carry generate circuit 400 according to an embodiment of the present invention.
- FIG. 5 is a block diagram of a symmetric differential domino carry generate circuit according to another embodiment of the present invention.

6. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

- A. Claims 1-9 are rejected are rejected under 35 U.S.C. §102(e) as being anticipated by Winters (U.S. 6,292,818).
- B. Claims 10-14 are rejected are rejected under 35 U.S.C. §102(e) as being anticipated by Winters (U.S. 6,292,818).

7. <u>ARGUMENT</u>

First, Applicant would like to gratefully acknowledge the Examiner's allowance of claims 20-31. See Advisory Action. Applicant further gratefully acknowledges the Office Action's indication that claims 16-19 contain allowable subject matter.

A. Claims 1-9 are not anticipated under 35 U.S.C. §102(e) Winters.

Applicant submits that the cited prior art does not teach, suggest, or disclose "[a]n apparatus comprising a symmetric differential domino carry generate circuit having true inputs

and compliment inputs which both have a load, wherein the load for the true inputs is equal to the load for the compliment inputs" (e.g., as described in claim 1).

In its rejection, the Examiner cites generally to Figure 6 as disclosing the relevant limitations, with no further specific citation. See Office Action dated 5/19/2005, page 3, line 5. In the Response to Arguments section of this Office Action, the Examiner states that the cited reference clearly discloses in Figure 6 the true inputs (e.g. A1H, B1H and C1H) (the "H set") and the complement inputs (e.g., A1L, B1L and C1L) (the "L set"), further claiming they are complements to each other having equal load. Applicant disagrees.

Winters is silent as to the relationship between the two input sets "H" and L." Figure 6 is described in the three paragraphs of Winters, spanning column 5, line 35 to column 6 line 10. The first paragraph describes a schematic diagram of the propagate/generate logic block shown in Figure 3. The second paragraph describes the dynamic logic gate comprised of circuits 21A and 21B used to generate and propagate static outputs. It further states that: "Nodes identified in Fig. 6 with identical reference numbers are coupled together". See column 5, line 52. However, there is no further description of the nodes, and there is no description in the specification whatsoever that any inputs are complimentary as described in the embodiment of claim 1. The last paragraph describes the manner in which the precharged nodes are charged by PMOS FETs in response to a clock signal that is high/low. Applicant maintains however, there is no description in the specification that any inputs, including the alleged the "H" set and the "L" set, are complimentary (or that they have an equal load) as described in the embodiment of claim 1. Assuming that the "H" set of inputs is a "high" set and the "L" set of inputs is a "low" set, arguendo, Applicant submits the generic disclosure of a "high" and "low" signal set is insufficient to disclose compliment inputs which both have a load, wherein the load for the true

83702.1

inputs is equal to the load for the compliment inputs as specifically recited in the embodiment of claim 1

Therefore, Applicant submits that the Examiner's claim that these two input sets are compliments to each other is completely unsupported by the reference. Applicant notes that in the initial rejection, despite the Office Action's claims, there was no specific citation to any section of Winters, but rather a generic reference to Figure 6 as a whole. In the recent Office Action and its Response, again there is no reference to a specific place in Winters as disclosing the relevant limitations, but a general citation supplemented by an unsupported assertion.

The assertions in the Advisory Action are inadequate for similar reasons. As shown above, the Winters reference neither describes "H" set and the "L" set as compliments, nor as having an equal load. Nevertheless, the Examiner asserts "...the load of true is equal to the load of their complement because they are complement to each other". These unsupported and conveniently circular assertions are insufficient to support a proper §102(e) rejection without further support from the Winters reference itself. Moreover, in addressing the Examiner's other remarks, that these must have a "input load" or have the signal strengths to identify or drive other circuits/components does not mean they are compliment inputs which both have a load, wherein the load for the true inputs is equal to the load for the compliment inputs as described in the embodiment of claim 1.

In light of the arguments made above, and the need for each rejection to be taught, suggested or disclosed by the reference, Applicant submits that the Winters reference is inadequate to support a proper 35 U.S.C. 102(e) reference, and the rejection should be withdrawn. Independent claim 4 contains similar allowable limitations. Claims 2-3 and 5-9 are allowable for depending from allowable base claims.

83702.1 -10-

١...

Serial No. 09/956,903 Appeal Brief Filed March 21, 2006 Advisory Action dated December 15, 2005

B. Claims 10-14 are allowable over Winters and the art of record

Next, Applicant submits the cited reference does not teach, suggest, or disclose at least "[a]n apparatus comprising...a fourth transistor with a drain connected to the source of the third transistor and a source connected to the current input, and a fifth transistor with a drain connected to the second output and a source connected to the drain of the fourth transistor..."

(e.g., as described in claim 10).

In the response section of the most recent Office Action (see Page 8, paragraph b), the Examiner claims that Figure 6 discloses first, second, third, fourth and fifth transistors wherein a fourth transistor with a drain connected to the source of the third transistor (e.g., transistor on the left for receiving A1L) and a fifth transistor (e.g., transistor for receiving A1H) with a drain connected to the second output (e.g., either 25/26 as EVAL) and a source connected to the drain of the fourth transistor. Applicant disagrees.

As described in the summary of the description of Figure 6 detailed above, there is no mention of any transistors connected to drains. Moreover, Applicant notes that while the Examiner cites elements A1H, B1H... etc. as allegedly disclosing transistors, there is no specific citation to the drains corresponding to the transistors as specifically recited in the embodiment of claim 10. The Office Action cites the A1H, B1H...etc., which as asserted above, are not described in the specification at all as being in conjunction with a drain. In fact, the elements A1H, B1H, ... etc., are not transistors, but rather merely shown to be *inputs supplied to the gates of the transistors* shown in Figure 6. Moreover, cited elements 25/26 (also cited in the Advisory Action) are PMOS FETs (see column 5, line 58), which also are not accompanied by any descriptions of associated drains. Lastly, an examination of Figure 6 of Winters illustrates the

83702.1 -11-

RECEIVED CENTRAL FAX CENTER OCT 2 5 2006

Serial No. 09/956,903 Appeal Brief Filed March 21, 2006 Advisory Action dated December 15, 2005

lack of any associated drains connected with any of the elements (or more particularly, to the appropriate sources) of Figure 6, as specifically described in the embodiment of claim 10.

In order to support a proper 35 U.S.C. 102(e) rejection, each and every limitation of the claim must be found in the cited reference. However, since the Winters does not teach, disclose or even suggest at least the use of transistors in association with drains at all, the rejection is improper and should be withdrawn. Dependent claims 11-14 are allowable as depending from an allowable base claim.

Appellants therefore respectfully request that the Board of Patent Appeals and Interferences reverse the Examiner's decision rejecting claims 1-14 and direct the Examiner to pass the case to issue.

The Examiner is hereby authorized to charge the appeal brief fee of \$500.00 and any additional fees which may be necessary for consideration of this paper to Kenyon & Kenyon Deposit Account No. 11-0600.

Respectfully submitted,

N & KENYON LLP

Date: March 21, 2006

By:

Sumit Bhattacharya (Reg. No. 51,469)

KENYON & KENYON LLP 333 West San Carlos St., Suite 600 San Jose, CA 95110

Telephone:

(408) 975-7500

Facsimile:

(408) 975-7501

RECEIVED
CENTRAL FAX CENTER
OCT 2 5 2006

APPENDIX

(Brief of Appellant Thomas D. Fletcher U.S. Patent Application Serial No. 09/956,903)

8. CLAIMS ON APPEAL

- 1. (Previously presented) An apparatus comprising a symmetric differential domino carry generate circuit having true inputs and compliment inputs which both have a load, wherein the load for the true inputs is equal to the load for the compliment inputs.
- 2. (Previously presented) The apparatus of claim 1, wherein the circuit also has a true carry generate output and a compliment carry generate output which both have an output drive strength, and wherein the output drive strength for said true output is the same as the output drive strength for said compliment output.
- 3. (Previously presented) The apparatus of claim 1, wherein the circuit further comprises:
- a first evaluation block having a plurality of transistors, wherein a number p of said transistors are connected in a parallel relationship and a number s of said transistors are connected in a serial relationship; and
- a second evaluation block having a plurality of transistors, wherein in the second evaluation block p transistors are connected in a parallel relationship and s transistors are connected in a serial relationship.

- 4. (Previously presented) An apparatus comprising a differential domino carry generate circuit having a first evaluation block of switches and a second evaluation block of switches, wherein the first evaluation block and second evaluation block each have the same number of switches connected in parallel and each have the same number of switches connected in series, and wherein the circuit also has a true carry generate output and a compliment carry generate output which both have an output drive strength, and wherein the output drive strength for said true output is the same as the output drive strength for said compliment output.
- 5. (Original) The apparatus of claim 4, wherein the switches in the first evaluation block and second evaluation block are N-channel metal-oxide semiconductor (NMOS) transistors.
- 6. (Original) The apparatus of claim 5, wherein corresponding transistors in the first evaluation block and second evaluation block are the same size.
- 7. (Original) The apparatus of claim 4, wherein the apparatus further comprises cross-coupled P-channel metal-oxide semiconductor (PMOS) keeper transistors.
- 8. (Original) The apparatus of claim 4, wherein the differential domino carry generate circuit is a first stage in a carry look-ahead adder.
- 9. (Original) The apparatus of claim 4, wherein the differential domino carry generate circuit is a group generate gate.

DCT-25-2006 15:31

(Previously presented) An apparatus comprising: 10.

a first output to provide a precharge value during a precharge phase and a true carry generate value during an evaluation phase;

a second output to provide the precharge value during the precharge phase and the compliment of the true carry generate true during the evaluation phase;

a current input;

a first evaluation block connected to the current input and the second output and having a plurality of transistors, wherein a number of said transistors are connected in a parallel relationship and a number of said transistors are connected in a serial relationship, wherein the first evaluation block comprises a first transistor with a drain connected to the second output, a second transistor with a drain connected to the source of the first transistor and a source connected to the current input, a third transistor with a drain connected to the second output, a fourth transistor with a drain connected to the source of the third transistor and a source connected to the current input, and a fifth transistor with a drain connected to the second output and a source connected to the drain of the fourth transistor; and

a second evaluation block connected to the current input and the first output and having a plurality of transistors, wherein the second evaluation block has the same number of transistors connected in a parallel relationship as the first evaluation block and the same number of transistors connected in a serial relationship as the first evaluation block.

(Original) The apparatus of claim 10, wherein the output drive strength for the 11. first output is the same as the output drive strength for the second output.

- 12. (Previously presented) The apparatus of claim 10, wherein the circuit further comprises a clock input to receive a clock having precharge and evaluation phases.
- 13. (Previously presented) The apparatus of claim 12, wherein the current input is a transistor having a source node connected to ground and a gate connected to the clock input.
- 14. (Original) The apparatus of claim 13, wherein the gate of each transistor in the first evaluation block is connected to one of a set of true inputs and the gate of each of the transistors in the second evaluation block is connected to one of a set of compliment inputs, and wherein the load for the true inputs is the same as the load for the compliment inputs.

15. (Cancelled)

- 16. (Previously presented) The apparatus of claim 12, wherein the gates of the first transistor and third transistor are connected to a first of the true inputs, the gates of the second transistor and fifth transistor are connected to a second of the true inputs, and the gate of the fourth transistor is connected to a third of the true inputs.
- 17. (Original) The apparatus of claim 16, wherein the precharge block comprises a first precharge transistor connected to a second current input and a second precharge transistor connected to a third current input, and wherein the first and second precharge transistors each have a gate connected to the clock.

- 18. (Original) The apparatus of claim 17, wherein the apparatus further comprises a keeper connected to each of the first output, second output, first evaluation block, and second evaluation block.
- 19. (Original) The apparatus of claim 18, wherein the transistors in the first evaluation block and second evaluation block are N-channel metal-oxide semiconductor (NMOS) transistors, wherein first and second precharge transistor are P-channel metal-oxide semiconductor (PMOS) transistors, and wherein the keeper comprises two PMOS transistors.
- 20. (Previously presented) An apparatus comprising:

 a true sum to provide a precharge signal during the precharge phase and the result of a sum function during the evaluation phase;

a compliment sum output to provide the precharge signal during the precharge phase and the compliment of the true sum output during the evaluation phase;

a current input;

a first evaluation block connected to the current input, the true sum output, and the compliment sum output, wherein the first evaluation block has a plurality of transistors, and wherein a number of said transistors are connected in parallel and a number of said transistors are connected in serial, wherein the first transistor has a drain connected to the compliment sum output, the second transistor has a drain connected to the source of the first transistor and a

source connected to the drain of the fifth transistor, the third transistor has a drain connected to the true sum output, the fourth transistor has a drain connected to the source of the third transistor and a source connected to the drain of the fifth transistor, and the fifth transistor has a source connected to the current input; and

a second evaluation block connected to the current input and the true sum output and having a plurality of transistors, wherein the second evaluation block has the same number of transistors connected in parallel as the first evaluation block and the same number of transistors connected in serial as the first evaluation block.

- 21. (Original) The apparatus of claim 20, wherein the output drive strength for the true sum output is the same as the output drive strength for the compliment sum output.
 - 22. (Cancelled)
- 23. (Previously presented) The apparatus of claim 20, wherein the gate of the first transistor is connected to an exclusive-OR input, the gate of the second transistor is connected to a first generate input, the gate of the third transistor is connected to a compliment exclusive-OR input, the gate of the fourth transistor is connected to a second generate input, and the gate of the fifth transistor is connected to a propagate input.

- 24. (Original) The apparatus of claim 20, wherein the transistors in the first evaluation block and second evaluation block are N-channel metal-oxide semiconductor (NMOS) transistors.
 - 25. (Previously presented) A method comprising:

receiving at a first evaluation block three true input values;

receiving at a second evaluation block three compliment input values, wherein the compliment input values are the compliment of the true input values;

processing the compliment input values at the second evaluation block to provide a carry generate value at a first output by selecting one of a plurality of stacks of transistors in the second evaluation block, wherein each of said stacks of transistors connects a current input to the first output; and

processing the true input values at the first evaluation block to provide the compliment of the carry generate value at a second output by selecting one of a plurality of stacks of transistors in the first evaluation block, wherein each of said stacks of transistors connects said current input to the second output, and wherein the first evaluation block and second evaluation block have the same number of stacks of transistors.

- 26. (Original) The method of claim 25, wherein the first evaluation block and second evaluation block have corresponding stacks that have the same number of transistors.
- 27. (Previously presented) The method of claim 25, wherein the method further comprises:

receiving a clock having a precharge phase and an evaluation phase;
providing precharge values at the first output and at the second output during said

precharge phase; and

providing the compliment carry generate value at the first output and the carry generate value at the second output during the evaluation phase.

- 28. (Original) The method of claim 27, wherein the method further comprises preventing current from passing through the current input during the precharge phase and enabling current to pass through the current input during the evaluation phase.
- 29. (Original) The method of claim 28, wherein the method further comprises:

 providing the output from the first evaluation block to a keeper;

 providing the output from the second evaluation block to a keeper; and

 providing the carry generate true output and carry generate compliment output during the evaluation phase based upon output from the first evaluation block, second evaluation block, and the keeper.
- 30. (Original) The method of claim 25, wherein the inputs received and outputs provided are symmetrical.
- 31. (Previously presented) The method of claim 25, wherein the first evaluation block has three stacks of transistors, and wherein the second evaluation block has three stacks of transistors.

9. EVIDENCE APPENDIX

No further evidence has been submitted with this Appeal Brief.

RECEIVED **CENTRAL FAX CENTER** OCT 2 5 2003

10. RELATED PROCEEDINGS APPENDIX

Per Section 2 above, there are no related proceedings to the present Appeal.